library verilog;
use verilog.vl_types.all;
entity cnt100_021 is
    port(
        CO_021          : out    vl_logic;
        CLK_021         : in     vl_logic
    );
end cnt100_021;
